

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
1 December 2005 (01.12.2005)

PCT

(10) International Publication Number  
**WO 2005/114735 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 27/148**

(21) International Application Number:  
PCT/JP2005/009579

(22) International Filing Date: 19 May 2005 (19.05.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
2004-151845 21 May 2004 (21.05.2004) JP  
2005-145749 18 May 2005 (18.05.2005) JP

(71) Applicant (for all designated States except US): **FUJI PHOTO FILM CO., LTD.** [JP/JP]; 210, Nakanuma, Minami-Ashigara-shi, Kanagawa, 2500193 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **AZUMI, Teiji.**  
**SATOH, Takanori.**


(74) Agents: **OGURI, Shohei** et al.; Eikoh Patent Office, 13th Floor, ARK Mori Building, 12-32, Akasaka 1-chome, Minato-ku, Tokyo 1076013 (JP).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TI, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO,

[Continued on next page]

(54) Title: **METHOD OF MANUFACTURING A SOLID IMAGE PICK-UP DEVICE AND A SOLID IMAGE PICK-UP DEVICE**



(57) Abstract: A method of manufacturing a solid image pick-up device comprising a photoelectric conversion portion, a charge transfer portion and a peripheral circuit portion, the method comprising: forming a pattern comprising a first layer silicon conductive film to a surface of a semiconductor, the first layer silicon conductive film forming: a first electrode; and a first layer interconnection for the photoconductive conversion portion and the peripheral circuit portion; forming an insulative film at least to a side wall of the first electrode; forming a second silicon conductive film being to form a second electrode to the semiconductor substrate.

WO 2005/114735 A1



SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**Published:**

— *with international search report*

## DESCRIPTION

## METHOD OF MANUFACTURING A SOLID IMAGE PICK-UP DEVICE

## AND A SOLID IMAGE PICK-UP DEVICE

**Technical Field**

The present invention concerns a method of manufacturing a solid image pick-up device, and a solid image pick-up device and, particularly, it relates to a solid image pick-up device of a single layered electrode CCD (charge-coupled device) structure.

**Background Art**

A solid image pick-up device using a CCD used, for example, in an area sensor comprises a photoelectronic conversion portion such as a photodiode and a charge transfer portion having a charge transfer electrode for transferring signal charges from the photoelectronic conversion portion. Charge transfer electrodes are arranged in plurality adjacent with each other on a charge transfer channel formed to a semiconductor substrate and driven successively.

In recent years, a demand for higher resolution and higher sensitivity for solid image pick-up devices has been increased more and more and increase for the number of image pick-up pixels has been proceed as far as giga pixels or more. A substrate (silicon substrate) to which a solid image pick-up device is prepared is stacked with a filter or a lens and mounted.

Accordingly, a positional accuracy between the lens and the photoelectronic conversion portion is important, and the distance, that is, the distance in the direction of the height thereof provides a significant problem in view of the positional accuracy in manufacturing steps and in view of the sensitivity during use (photoelectronic conversion efficiency).

Further, under the situations described above, it is necessary for higher integration degree by reducing the area per unit pixel in order to obtain a high resolution without enlarging the tip size. On the other hand, since the sensitivity is lowered as the area for the photodiode constituting the photoelectronic conversion portion decreases, the area for the photodiode region has to be ensured.

Then, various studies have been made for refining tips while ensuring the area occupied by the photodiode region by refining interconnections in the charge transfer portion and peripheral circuit thereby decreasing the area ratio of the interconnections.

Under the situation described above, for attaining higher integration by refinement of interconnections, it is an important technical subject to keep planarity for an inter-layer insulative film between interconnection layers. In view of the above, for improving the planarity, a structure of making the charge transfer portion to a single layered electrode structure has been proposed (for example, JP-A No. Hei 11-26743).

By the way, in an existent solid image pick-up device of using a charge transfer electrode of a single layered structure, a single layered structure of the electrode is prepared by using a

polycrystal silicon or amorphous silicon layer as a charge transfer electrode, forming a first layer interconnection, then oxidizing the patterned surface of the first layer interconnection, depositing a polycrystal silicon or amorphous silicon layer as a transfer electrode at the second layer, coating a resist, and conducting entire surface etching by a resist etching-back method.

For example, in the existent method, a silicon oxide film 2a of 15 to 35 nm thickness, a silicon nitride film 2b of 50 nm thickness and a silicon oxide film 2c of 10 nm thickness are formed to the surface of an n-type silicon substrate 1 to form a gate oxide film 2 of a three layered structure.

Successively, a doped amorphous silicon film 3a as the first layer is formed on the gate oxide film 2 and then a silicon oxide film 4 and a silicon nitride film 5 are formed. Successively, a resist is coated over the layer.

Then, as shown in Fig. 9A, exposure is conducted by photolithography using a desired mask and development and water washing are conducted to form a resist pattern R1 with a pattern width of from 0.3 to several  $\mu\text{m}$ . The pattern width may be 0.3  $\mu\text{m}$  or less.

Then, as shown in Fig. 9B, the silicon oxide film 4 and the silicon nitride film 5 are etched by using the resist pattern R1 as a mask to form a mask pattern for patterning the first electrode.

Then, the resist pattern is peeled and removed by ashing (Fig. 9C), and a doped amorphous silicon film 3a as the first layer is selectively removed by etching using the mask pattern as a mask

and using the silicon nitride film 2b of the gate oxide film 2 as an etching stopper to form a first electrode (Fig. 9D).

Successively, an inter-layer insulative film 6 is formed to the surface of the first electrode pattern by thermal oxidation (Fig. 10A), and a doped second layer amorphous silicon film 3b is formed thereover (Fig. 10B).

Then, a resist R2 is coated over the entire surface (Fig. 10C), and the second doped amorphous silicon film 3b is planarized by resist etching-back (Fig. 10D).

Then, as shown in Fig. 11A, a desired resist pattern R3 is applied for covering.

Subsequently, the doped second layer amorphous silicon film 3b over the photodiode region 30 is selectively removed by etching using the resist pattern R3 as a mask.

Then, as shown in Fig. 11B, the resist pattern R3 is eliminated by ashing.

Thus, a second electrode comprising the doped second layer amorphous silicon film 3b is formed to form a solid image pick-up device electrode with a planar surface.

In the case of this method, when a charge transfer electrode of a single layer structure is manufactured by etching-back the doped second layer amorphous silicon film, the resist is coated by spin coating over the second layer polycrystal silicon film 3b and etched such that the etching rate is about identical for the resist and the doped second layer amorphous silicon film to planarize the surface.

However, in a case where a region of the first doped

amorphous silicon film of low density is present at the circumferential periphery of a wafer, when the resist is formed by spin coating, the surface level of the resist R2 is lowered as shown in Fig. 10C and, as a result, this causes film reduction of the doped second layer amorphous silicon film at the peripheral edge of the wafer as shown in Fig. 11B.

Further, in a region where the density of the doped amorphous silicon film is low, such as the interconnection portion or a region other than the photodiode portion on the semiconductor substrate, a region where the resist is thin is sometimes formed between the patterns not restricted to the wafer circumferential etch. This results in a problem of scattering for the interconnection resistance in such a case.

In the case as described above, there was a problem of scattering for the interconnection resistance at the periphery. Further more, the transfer efficiency is sometimes degraded due to the scattering of the film thickness for the charge transfer electrode at the periphery. Then, this results in unevenness for the thickness and the variation of the shape in various kinds of films such as a planarized film, micro lens, color filter, etc. above the charge transfer electrode and they also result in a problem of shading, scattering of sensitivity and worsening of smear by stray light.

Accordingly, the method described above involves a problem that it is difficult to cope with the further improvement of the sensitivity.

As described above, existent solid image pick-up devices

involve a problem that the thickness of the doped second layer amorphous silicon film is decreased in a region of the first electrode constituting the first layer over the semiconductor substrate where the pattern density is small, particularly, in the circumferential periphery of the wafer.

### Disclosure of the Invention

The invention has been achieved in view of the forgoing situations and in a case of forming a charge transfer electrode of a single layered electrode structure by forming a second layer conductive film over the pattern of the first layer conductive film and removing the second layer conductive film over the first layer conductive film for planarization, it intends to improve the charge transfer efficiency by preventing the film reduction caused by the resist etching-back step for planarization thereby improving the charge transfer efficiency.

According to the invention, there is provided a method of manufacturing a solid image pick-up device comprising a photoelectronic conversion portion, a charge transfer portion having a charge transfer electrode of a single layered electrode structure for transferring charges generated in the photoelectronic conversion portion and a peripheral circuit portion connected with the charge transfer portion, the method comprising: a step of forming a pattern comprising a first layer silicon conductive film to a surface of a semiconductor substrate on which a gate oxide film is formed, the first layer silicon conductive film forming: a first electrode; and a first layer



interconnection for the photoconductive conversion portion and the peripheral circuit portion; a step of forming an insulative film as an inter-electrode insulative film at least to a side wall of the first electrode, so as to produce a first electrode/inter-electrode insulative film-formed semiconductor substrate; a step of forming a second silicon conductive film to a surface of the first electrode/inter-electrode insulative film-formed semiconductor substrate, the second silicon conductive film being to form a second electrode, so as to produce a second silicon conductive film-formed semiconductor substrate; a step of coating a resist over the second silicon conductive film-formed semiconductor substrate by a spin coating method; and a step of planarizing the second layer silicon conductive film by a resist etching-back method, wherein the pattern further comprises at least one dummy pattern, and the step of forming the pattern comprises a step of forming said at least one dummy pattern such that a surface level of the resist is not below a predetermined value over the semiconductor substrate.

In a region where the pattern density is small, such as an interconnection portion and a region other than the photo diode portion over the semiconductor substrate, particularly, in the wafer peripheral region, the film thickness of the resist is decreased tending to lower the surface level. In the constitution described above, since the surface level can be kept from lowering even in the peripheral portion prior to the resist etching-back by the addition of the dummy pattern, film reduction of the silicon conductive film, particularly, the second layer silicon conductive

film caused upon making the charge transfer electrode into a single layered structure. Accordingly, since the charge transfer electrode and the peripheral circuit of uniform film thickness can be formed, it is possible to prevent scattering of device characteristics and form a highly reliable solid image pick-up device. Upon spin coating the resist, the surface level of the resist tends to be lowered at the wafer peripheral portion, and it is desirable to improve the surface level of the resist by the dummy pattern in a region where the surface level of the resist tends to be lower also in the region other than the peripheral portion.

Further, in the method according to the invention, said at least one dummy pattern are formed such that area density of said at least one dummy pattern is substantially equal to or more than that of the first layer interconnection for the photoelectronic conversion portion.

According to this constitution, since the dummy pattern is added to the first layer silicon conductive film constituting the first layer interconnection as an underlayer so as to have a density about equal with or more than that of the first layer interconnection of the photodiode region, this can prevent the lowering of the surface level for the photoresist on the surface of the semiconductor substrate to prevent film reduction of the second layer silicon conductive film.

Further, in the method according to the invention, said at least one dummy pattern are formed such that distance between said at least one dummy pattern is substantially equal to or less than

interconnection distance of the first layer interconnection for the photoelectronic conversion portion.

Further, the method according to the invention further comprises a step of etching to remove partially said at least one dummy pattern after the step of planarizing.

This constitution can avoid the effects given to the circuit operation.

Further, in the method according to the invention, said at least one dummy pattern is electrically connected with each other. This constitution facilitates the connection of the dummy pattern to a desired potential.

Further, in the method according to the invention, said at least one dummy pattern is in a network-shape.

According to this constitution, each of the cells can be connected, for example, to a conductor kept at a desired potential such that noises give no effects on the circuit operation.

Further, in the method according to the invention, said at least one dummy pattern comprises at least one first dummy pattern located in a region adjacent with the second electrode, and each of said at least one first dummy pattern is an isolated pattern.

According to the constitution, it is possible not only to prevent film reduction at the peripheral portion but also prevent short circuit with the second electrode by making the dummy pattern as an isolated pattern.

Further, the method according to the invention further comprises: a step of forming a trench to the surface of the semiconductor substrate in a region for forming a field oxide film

disposed to the peripheral circuit portion and the charge transfer portion, so as to surround an effective image pick-up region of the photoelectric conversion portion, prior to forming the charge transfer portion; a step of forming the field oxide film in the trench; a surface planarization step of planarizing the surface of the semiconductor substrate to which the field oxide film is formed; and a step of forming a device portion including the charge transfer electrode, the photoelectronic conversion portion and the peripheral circuit portion to the surface of the semiconductor substrate.

The surface can be furthermore planarized easily by the method. In this case, when the depth of the trench and the thickness of the field oxide field can be formed such that they are identical to each other, the planarizing step is not sometimes particularly necessary.

Further, in the method of manufacturing the solid image pick-up device according to the invention, the step of forming the field oxide film comprises a selective oxidation (LOCOS) step.

According to this method, a field oxide film of good film quality can be formed although it requires long time.

Further, in the method of manufacturing the solid image pick-up device according to the invention, the step of forming the field oxide film comprises a step of filling an insulative film to the trench by a CVD method.

According to the method, the time required for forming the field oxide film can be shortened. Incidentally, the insulative film can be filled by a spin coating method in place of the CVD

method.

In the method of manufacturing the solid image pick-up device according to the invention, the surface planarization step of planarizing the surface of the semiconductor substrate comprises: a step of coating a resist to the surface of the semiconductor substrate by a spin coating method; and a step of planarization by a resist etching-back method

Further, in the method of manufacturing the solid image pick-up device according to the invention, wherein the surface ~~planarization step of planarizing the surface of the semiconductor~~ substrate comprises a step of planarizing the surface of the semiconductor substrate by a CMP (Chemical mechanical polishing) method.

Further, in the method of manufacturing the solid image pick-up device according to the invention, the method further comprises a step of forming a stopper layer as an etching stopper to a surface of the first electrode, prior to the step of forming the second silicon layer conductive film, wherein the step of planarizing is a step of conducting etching-back by using the stopper layer as a stopper.

With the constitution described above, since etching-back can be stopped on the first electrode without scraping the first electrode, a charge transfer portion with good planarity and at high yield can be formed. In a case of constituting the second layer conductive film with a silicon conductive film, it is preferred to use silicon nitride or the like. Further, for patterning the first electrode, by using a two layered film of

silicon oxide and silicon nitride as a mask and using the same as an etching stopper while leaving the mask as it is, favorable patterning can be conducted without increasing the number of steps and a charge transfer portion of excellent planarity can be formed. The film of silicon nitride also works as an antireflective film in an exposure step for patterning a film formed above the film of silicon nitride.

Further, the present invention provides a solid image pick-up device comprises: a photoelectronic conversion portion; a charge transfer portion having a charge transfer electrode transferring charges generated in the photoelectronic conversion portion; and a peripheral circuit portion connected to the charge transfer portion, wherein the charge transfer electrode has a single layered electrode structure comprising: a first electrode including a first layer silicon conductive film; and a second electrode including a second layer silicon conductive film formed by way of an inter-electrode insulative film covering a side wall of the first electrode, an interconnection of the peripheral circuit portion comprises a first layer silicon conductive film, wherein the solid image pick-up device further comprises at least one dummy pattern constituted so as not to be spaced by a predetermined distance or more from the interconnection of the peripheral circuit portion, and constituted to be at such a potential as giving no electric effect on the first electrode.

Further, in the solid image pick-up device according to the invention, said at least one dummy pattern is in a network shape.

Since this may be formed by the repetition of the pattern

identical with the pattern of the charge transfer electrode constituting the conductive channel, it is possible to form a pattern which is easy to form and at high accuracy. The network shape may be a honeycomb or rectangular shape.

#### **Brief Description of the Drawing**

Figs. 1A to 1D are views showing a step of manufacturing a solid image pick-up device of a first embodiment according to the present invention.

Figs. 2A to 2C are views showing a step of manufacturing the solid image pick-up device of the first embodiment according to the invention.

Figs. 3A to 3C are views showing a step of manufacturing the solid image pick-up device of the first embodiment according to the invention.

Fig. 4 is a view showing a solid image pick-up device of the first embodiment according to the invention.

Fig. 5 is a cross sectional view showing a solid image pick-up device of the first embodiment according to the invention.

Fig. 6 is a plane view showing a dummy pattern of a solid image pick-up device of the first embodiment according to the invention.

Figs. 7A to 7D are views showing a step of manufacturing a solid image pick-up device of a second embodiment according to the present invention.

Figs. 8A and 8B are views showing a step of manufacturing a solid image pick-up device of a third embodiment according to the

present invention.

Figs. 9A to 9D are views showing a step of manufacturing a solid image pick-up device of the prior art.

Figs. 10A to 10D are views showing a step of manufacturing a solid image pick-up device of the prior art; and

Figs. 11A and 11B are views showing a step of manufacturing a solid image pick-up device of the prior art.

1 denotes a silicon substrate, 2 denotes a gate oxide film, 3a denotes a first electrode (doped first layer amorphous silicon film), 3b denotes a second electrode (doped second layer amorphous silicon film), 3 denotes a charge transfer electrode, 4 denotes a silicon oxide film, 5 denotes a silicon nitride film, 6 denotes an inter-electrode, 7 denotes an insulative film, 30 denotes a photodiode region, 40 denotes a charge transfer portion, 50 denotes a color filter, 60 denotes a micro-lens and 70 denotes an intermediate layer

### **Best Mode For Carrying Out the Invention**

Preferred embodiments of the invention are to be described with reference to the drawings.

#### **(First Embodiment)**

The solid image pick-up device has a feature, as shown by an electrode forming step in Figs. 1A to 1D to Figs. 3A and 3B, has a constitution in that a pattern of a first layer amorphous silicon film constituting a first electrode has a dummy pattern at the periphery of a semiconductor substrate upon forming a solid image



pick-up device having a charge transfer electrode of a single layered electrode structure, and the pattern distance is not larger at the periphery of the semiconductor substrate than the inter-electrode distance of the first electrode.

Thus, film reduction is not caused to the periphery also for the second electrode and the interconnection constituted with a second layer amorphous silicon by planarization by resist etching-back. Accordingly, in the charge transfer portion and the peripheral circuit portion, surface can be planarized satisfactorily with no film reduction.

AS shown in Fig. 4 and Fig. 5 for the entire outlined explanatory view (peripheral portion is not shown in the drawings), plural diode regions 30 are formed to a silicon substrate 1, and a charge transfer portion 40 for transporting signal charges detected by the photodiode is formed between the photodiode regions. Fig. 5 is a cross sectional view taken along line V-V in Fig. 4.

While a charge transfer channel 33 in which signal charges transferred by the charge transfer electrode move is not illustrated in Fig. 4, it is formed in the region crossing the extending direction of the charge transfer portion 40.

In Fig. 4, inter-electrode insulative films 6 formed near the boundary between the photodiode region and the charge transfer portion 40 are not shown.

As shown in Fig. 5, a photodiode region 30, a charge transfer channel 33, a channel stop region 32, and a charge reading region 34 are formed in the silicon substrate 1, and a gate oxide film 2

is formed over the silicon substrate 1. An inter-electrode insulative film 6 comprising a silicon oxide film and a charge transfer electrode (a first electrode comprising a doped first layer amorphous silicon film 3a and a second electrode comprising a doped second layer amorphous silicon film 3b) are formed over the surface of the gate oxide film 2.

The charge transfer portion 40 is as has been described above and, as shown in Fig. 5, an intermediate layer 70 is formed to the upper surface of the charge transfer electrode of the transfer portion 40, in which are shown a light shield film 71, an insulative film 72 comprising BPSG (borophospho silicate glass), an insulative film (passivation film 73) comprising P-SiN and a planarized layer 74 comprising a transparent resin film.

Above the solid image pick-up device, the light shield film 71 is formed excluding a light detection portion of the photodiode region 30, and a color filter 50 and a micro lens 60 are further formed. Further, a planarized layer 61 comprising, for example, an insulative transparent resin is filled between the color filter 50 and the micro lens 60.

Further, while the solid image pick-up device of a so-called honeycomb structure is shown in Fig. 5, it is of course applicable also to a tetragonal lattice type solid image pick-up device.

Then, a step of manufacturing the solid image pick-up device is to be described specifically.

At first, a silicon oxide film 2a of 15 to 35 nm thickness, a silicon nitride film 2b of 50 nm thickness, and a silicon oxide film 2c of 10 nm thickness are formed on an n-type silicon

substrate 1 at a impurity concentration of about  $1.0 \times 10^{16} \text{ cm}^{-3}$  to form a gate oxide film 2 of a 3-layered structure.

Successively, a phosphorous doped first layer amorphous silicon film 3a of  $0.4 \text{ }\mu\text{m}$  thickness is formed by a vacuumed CVD method using  $\text{SiH}_4$  with addition of  $\text{PH}_3$  and  $\text{N}_2$  as a reactive gas over the gate oxide film 2. The substrate temperature in this step is at 600 to  $700^\circ\text{C}$ .

Then, a silicon oxide film 4 of 15 nm thickness and a silicon nitride film 5 of 50 nm thickness are formed by a vacuum CVD method (Fig. 1A).

Successively, a positive resist is coated thereabove to a thickness of 0.5 to  $1.4 \text{ }\mu\text{m}$ , exposed by photo lithography using a desired mask and then development and water washing are conducted to form a resist pattern  $R_D$  and a dummy (resist) pattern  $R_1$  and a dummy (resist) pattern  $R_D$  (Fig. 1B). The dummy pattern is formed upon layout such that the distance from the resist pattern  $R_1$  does not exceed a predetermined width (first electrode distance) at the periphery of the silicon substrate 1.

Then, the silicon oxide film 4 and the silicon nitride film 5 are etched by reactive ion etching using a gas mixture of  $\text{CHF}_3$ ,  $\text{C}_2\text{F}_6$ ,  $\text{O}_2$ , and He to form a mask pattern for patterning the doped first layer amorphous silicon film 3a. Also in this case, the dummy mask pattern is formed on the left of the mask pattern for forming the first electrode.

Then, the resist pattern is peeled and removed by ashing (Fig. 1C). In this step, a dummy pattern is formed on the left of the usual first electrode pattern in addition thereto for the doped

first layer amorphous silicon film 3a.

Then, the doped first layer amorphous silicon film 3a is removed selectively by etching using the mask pattern as a mask and the silicon nitride film 2b of the gate oxide film 2 as an etching stopper by reactive etching using a gas mixture of HBr and O<sub>2</sub> to form interconnections for the first electrode and the peripheral circuit (Fig. 1D). In this case, it is desirable to use an etching apparatus such as of an ECR (Electron Cyclotron Resonance) system or ICP (Inductively Coupled Plasma) system.

Successively, an inter-electrode insulative film 6 comprising a silicon oxide film of 80 nm thickness is formed to the lateral surface of the first electrode pattern by an oxidizing method (Fig. 2A).

Then, a doped second layer amorphous silicon film 3b of 0.4 to 0.7  $\mu\text{m}$  thickness is formed by a vacuum CVD method using a reactive gas comprising SiH<sub>4</sub> gas with addition of PH<sub>3</sub> and N<sub>2</sub> (Fig. 2B). In this case, it is necessary that the film thickness of the doped second layer amorphous silicon film 3b is about equal with or more than the total thickness for the thickness of the doped first layer amorphous silicon film, and the silicon oxide film 4 and the silicon nitride film 5 thereover.

Then, as shown in Fig. 2C, a resist R2 is coated to the surface where the doped second layer amorphous silicon film 3b is formed, such that the surface level is completely planarized. In this step, OFPR 800 is used as the resist R2 and coated to 700 to 800 nm thickness.

Successively, as shown in Fig. 3A, entire surface etching is

conducted under the condition where the etching rate is substantially equal between the resist and the doped second layer amorphous silicon film 3b to planarize the doped second layer amorphous silicon film 3b.

Then, as shown in Fig. 3B, a resist pattern R3 for forming a peripheral circuit is formed. In this case, the resist pattern R3 is formed so as to cover the solid image pick-up device forming portion and a portion of the peripheral circuit portion.

Then, as shown in Fig. 3C, the doped second layer amorphous silicon film 3b above the photodiode region 30 is removed by etching using the resist pattern as R3 as a mask while leaving the peripheral circuit pattern 3S.

Then, by removing the resist by ashing, a doped second layer amorphous silicon film 3b is formed so as to cover the solid image pick-up device forming portion and a portion of the peripheral circuit portion.

The second electrode comprising the doped second layer amorphous silicon film 3b is formed as described above to form a charge transfer electrode with a planar surface. In this step, a honeycomb-shape dummy pattern 3D is left at the periphery of the substrate. The enlarged plane view is shown in Fig. 6. The dummy pattern 3D is in a network shape, which is preferably connected to the ground potential. This enables more stable connection.

Then, a pattern 71 for a light shield film and a BPSG film 72 of 700 nm thickness are formed thereover, and planarized by reflowing at 850°C. Then, an insulative film (passivation film) 73 comprising P-SiN and a planarized layer 74 comprising a

transparent resin film are formed.

Then, a color filter 50, a planarized layer 61, a micro-lens 60, etc. are formed to obtain a solid image pick-up device as shown in Fig. 4 and Fig. 5.

According to the method described above, since the dummy pattern comprising the doped first layer amorphous silicon film is formed to the peripheral circuit portion, the surface level of the resist for etching-back can be formed in the same manner as that for the central portion, and pattern formation at high accuracy with no film reduction at the peripheral portion can be attained and operation characteristics of high reliability also in view of the function can be obtained.

As described above, with the constitution described above, since the dummy pattern is formed at the periphery of the substrate and the like where the pattern density of the first electrode is low, particularly, at the periphery of the substrate so that the surface level of the resist is not lowered upon coating the resist by spin coating, a solid image pick-up device of high reliability with no scattering of the characteristics can be formed.

Further, in the embodiment described above, the inter-electrode insulative film 6 was formed at the periphery of the first electrode by the vacuumed CVD method but the inter-electrode insulative film, instead, may be formed by thermal oxidation. That is, the thermal oxidation for the first electrode is conducted by using, as an oxidation preventive film, the two layered silicon nitride film of the silicon oxide film and the

silicon nitride film to be used as the patterning mask for the first electrode and as the etching stopper upon planarization of the second electrode, the silicon oxide film is formed selectively on the side wall of the first electrode, which is used as the inter-electrode insulative film. In this case, it is necessary to previously form the resist pattern such that the width of the first electrode is increased by so much as the region to be oxidized.

#### (Second Embodiment)

While the dummy pattern has been left and used as the ground line in the first embodiment, it may be removed after the resist etching-back treatment.

That is, the second embodiment is different from the first embodiment in that the resist pattern R3 for forming the peripheral circuit shown in Fig. 3B is constituted with a resist pattern R3' not containing the dummy pattern.

As shown in Fig. 7A, a resist pattern R3' covering the peripheral circuit forming portion and the charge transfer portion are formed to the surface of the substrate planarized by etching-back. As apparent from the comparison with Fig. 3B, this embodiment is different only in that the resist pattern R3' not containing the dummy pattern is used.

In this case, the resist pattern R3' is formed so as to cover the solid image pick-up device forming portion and a portion of the peripheral circuit portion and expose the dummy pattern.

Then, as shown in Fig. 7B, the doped second layer amorphous

silicon film 3b above the photodiode region 30 is removed by etching while leaving the peripheral circuit pattern 3S using the resist pattern R3' as a mask.

Then, as shown in Fig. 7C, the silicon oxide film and silicon nitride film are successively removed by etching while leaving the resist pattern R3' and the doped amorphous silicon film is removed to remove the dummy pattern.

Then, by removing the resist pattern R3' by ashing, the doped second layer amorphous silicon film 3b is formed so as to cover the solid image pick-up device forming portion and a portion of the peripheral circuit portion.

According to this method, since the dummy pattern is removed, effect is not given on the circuit characteristics.

Further, the dummy pattern can be formed without lowering the surface level since it can be formed to density about equal with or higher than that of the first layer interconnection of the photoelectronic conversion portion.

#### [Third Embodiment]

Also not described specifically in the embodiment described above, a field oxide film is formed in a frame-like shape at the chip peripheral portion so as to surround the effective image pick-up region thereof and it is preferably formed by a recess LOCOS method such that the surface level is identical between the photoelectronic conversion portion having a photosensor and the charge transfer portion.

In the solid image pick-up device of this embodiment, the



surface level of the field oxide film disposed to the peripheral circuit portion and the charge transfer portion is made about at the identical surface level with that of the photoelectronic conversion portion, and the entire substrate surface is planarized upon formation of the device region thereby improving the pattern accuracy by photolithography, by which the film reduction of the conductive film, particularly, the second layer conductive film caused upon making the charge transfer electrode into a single layered structure to form the charge transfer electrode and the peripheral circuit of a uniform film thickness. That is, according to the feature of the invention, as shown in Figs. 8A and 8B, in a solid image pick-up device comprising a photoelectronic conversion portion, a charge transfer electrode for transferring charges generated in the photoelectronic portion and a peripheral circuit portion including an output circuit to be connected with the charge transfer portion, the surface of the field oxide film 10 formed in the frame-like shape so as to surround the effective image pick-up region (photoreceiving region) A is formed such that the level is identical with the surface level of the photoelectronic conversion portion having the photosensor and the charge transfer portion by a recess LOCOS method. Fig. 8A is an outlined view showing a solid image pick-up device chip in which the effective image pick-up region comprises a photoreceiving region containing a photoelectronic conversion portion, a vertical transfer channel (a portion of charge transfer portion) and a horizontal transfer channel (a portion of charge transfer portion), and an output circuit as a peripheral circuit O

is formed to the outside thereof. p is a pad disposed at the chip periphery of the solid image pick-up device. Further, the peripheral circuit containing the output circuit corresponds to a non-image pick-up region B. 3S is a interconnection pattern for the peripheral circuit.

Further, as shown by outlined explanatory views in Figs. 8A and 8B, on a silicon substrate 1, a plurality of photodiode regions constituting the photoelectronic conversion portion are formed, and the charge transfer portion for transferring signal charges detected by the photodiode is formed between photodiode regions. Fig. 8B shows a cross section taken along a line VIIIB-VIIIB in Fig. 8A.

Other portions than the field insulative film are formed in the same manner as the usual solid image pick-up device shown by the first embodiment.

That is, as shown in Figs. 8A and 8B, a field oxide film 10 is formed in a trench T formed to the surface of a silicon substrate 1 so that the surface level of the substrate 1 and the surface level of the field oxide film 10 are identical.

A field oxide film 10 by selective oxidation is formed in the trench T formed to the surface of the silicon substrate 1, and CMP treatment is applied such that the step is 0 at the boundary between the non-image pick-up region B and the effective image pick-up region A. Then, a photoelectronic conversion portion including the photodiode is formed in the silicon substrate 1 and the photocurrent by the photodiode is read by way of the charge transfer portion.

In this embodiment, a silicon oxide film as the field oxide film 10 of 600 nm thickness is formed by selective oxidation in the trench T of about 600 nm depth formed to the device isolation region for the non-image pick-up region and the charge transfer portion of the silicon substrate 1. A horizontal transfer register that transfers signal charges in the horizontal direction, a signal processing circuit and an interconnection 7 are formed over the fielded oxide film 10.

With the constitution as described above, as shown in Figs 8A and 8B, since the pattern is formed on the planer surface, a pattern can be formed at an extremely high accuracy, and an extremely fine charge transfer portion can be formed. Further, also interconnections including the peripheral circuit portion can also be refined.

In the embodiment described above, while the field oxide film 10 by selective oxidation is formed in the trench T formed to the surface of the silicon substrate 1, a silicon oxide film or the like may also be filled in the trench.

According to the method of the invention, it is possible to prevent film reduction of the second layer silicon conductive film caused by the scattering of the surface level due to absence or presence of the underling pattern upon planarization by the resist etching-back method and form a solid image pick-up device of satisfactory charge transfer efficiency.

### Industrial Applicability

As has been described above according to the method of the

present invention, when the second layer conductive film is planarized by etching-back to form a charge transfer electrode of a single layered electrode structure, since the dummy pattern of the first layer conductive film is formed prior to etching-back, the pattern density is set to a predetermined value or more and the film reduction is prevented, scattering of the characteristics can be decreased to obtain a charge transfer electrode of high reliability, this is effective for the formation of fine and high sensitive solid image pick-up device.

The entire disclosure of each and every foreign patent application from which the benefit of foreign priority has been claimed in the present application is incorporated herein by reference, as if fully set forth.

## CLAIMS

1. A method of manufacturing a solid image pick-up device comprising a photoelectronic conversion portion, a charge transfer portion having a charge transfer electrode of a single layered electrode structure for transferring charges generated in the photoelectronic conversion portion and a peripheral circuit portion connected with the charge transfer portion, the method comprising:

~~a step of forming a pattern comprising a first layer silicon~~  
conductive film to a surface of a semiconductor substrate on which a gate oxide film is formed, the first layer silicon conductive film forming: a first electrode; and a first layer interconnection for the photoconductive conversion portion and the peripheral circuit portion;

a step of forming an insulative film as an inter-electrode insulative film at least to a side wall of the first electrode, so as to produce a first electrode/inter-electrode insulative film-formed semiconductor substrate;

a step of forming a second silicon conductive film to a surface of the first electrode/inter-electrode insulative film-formed semiconductor substrate, the second silicon conductive film being to form a second electrode, so as to produce a second silicon conductive film-formed semiconductor substrate;

a step of coating a resist over the second silicon conductive film-formed semiconductor substrate by a spin coating method; and

a step of planarizing the second layer silicon conductive

film by a resist etching-back method,

wherein the pattern further comprises at least one dummy pattern, and the step of forming the pattern comprises a step of forming said at least one dummy pattern such that a surface level of the resist is not below a predetermined value over the semiconductor substrate.

2. A method of manufacturing a solid image pick-up device according to claim 1,

wherein said at least one dummy pattern are formed such that area density of said at least one dummy pattern is substantially equal to or more than that of the first layer interconnection for the photoelectronic conversion portion.

3. A method of manufacturing a solid image pick-up device according to claim 1,

wherein said at least one dummy pattern are formed such that distance between said at least one dummy pattern is substantially equal to or less than interconnection distance of the first layer interconnection for the photoelectronic conversion portion.

4. A method of manufacturing a solid image pick-up device according to any one of claim 1 to 3, further comprising a step of etching to remove partially said at least one dummy pattern after the step of planarizing.

5. A method of manufacturing a solid image pick-up device

according to any one of claim 1 to 3, wherein said at least one dummy pattern is electrically connected with each other.

6. A method of manufacturing a solid image pick-up device according to claim 5, wherein said at least one dummy pattern is in a network-shape.

7. A method of manufacturing a solid image pick-up device according to any one of claims 1 to 6,

wherein said at least one dummy pattern comprises at least one first dummy pattern located in a region adjacent with the second electrode, and each of said at least one first dummy pattern is an isolated pattern.

8. A method of manufacturing a solid image pick-up device according to claim 1, further comprising:

a step of forming a trench to the surface of the semiconductor substrate in a region for forming a field oxide film disposed to the peripheral circuit portion and the charge transfer portion, so as to surround an effective image pick-up region of the photoelectric conversion portion, prior to forming the charge transfer portion;

a step of forming the field oxide film in the trench;

a surface planarization step of planarizing the surface of the semiconductor substrate to which the field oxide film is formed; and

a step of forming a device portion including the charge

transfer electrode, the photoelectronic conversion portion and the peripheral circuit portion to the surface of the semiconductor substrate.

9. A method of manufacturing a solid image pick-up device according to claim 8,

wherein the step of forming the field oxide film comprises a selective oxidation (LOCOS) step.

10. A method of manufacturing a solid image pick-up device according to claim 8,

wherein the step of forming the field oxide film comprises a step of filling an insulative film to the trench by a CVD method.

11. A method of manufacturing a solid image pick-up device according to any one of claims 8 to 10,

wherein the surface planarization step of planarizing the surface of the semiconductor substrate comprises:

a step of coating a resist to the surface of the semiconductor substrate by a spin coating method; and

a step of planarization by a resist etching-back method

12. A method of manufacturing a solid image pick-up device according to any one of claims 8 to 10,

wherein the surface planarization step of planarizing the surface of the semiconductor substrate comprises a step of planarizing the surface of the semiconductor substrate by a CMP



(Chemical mechanical polishing) method.

13. A method of manufacturing a solid image pick-up device according to claim 1, further comprising a step of forming a stopper layer as an etching stopper to a surface of the first electrode, prior to the step of forming the second silicon layer conductive film,

wherein the step of planarizing is a step of conducting etching-back by using the stopper layer as a stopper.

14. A solid image pick-up device comprising:

a photoelectronic conversion portion;

a charge transfer portion having a charge transfer electrode transferring charges generated in the photoelectronic conversion portion; and

a peripheral circuit portion connected to the charge transfer portion,

wherein the charge transfer electrode has a single layered electrode structure comprising: a first electrode including a first layer silicon conductive film; and a second electrode including a second layer silicon conductive film formed by way of an inter-electrode insulative film covering a side wall of the first electrode,

an interconnection of the peripheral circuit portion comprises a first layer silicon conductive film,

wherein the solid image pick-up device further comprises at least one dummy pattern constituted so as not to be spaced by a

predetermined distance or more from the interconnection of the peripheral circuit portion, and constituted to be at such a potential as giving no electric effect on the first electrode.

15. A solid image pick-up device according to claim 14 wherein said at least one dummy pattern is in a network shape.

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 2A




FIG. 2B




FIG. 2C






FIG. 4




FIG. 5




FIG. 6






FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D




FIG. 8A




FIG. 8B




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 9D




FIG. 10A




FIG. 10B




FIG. 10C




FIG. 10D




FIG. 11A





FIG. 11B



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2005/009579

A. CLASSIFICATION OF SUBJECT MATTER		
Int.Cl. <sup>7</sup> H01L27/148		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
Int.Cl. <sup>7</sup> H01L27/148		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Published examined utility model applications of Japan 1922-1996 Published unexamined utility model applications of Japan 1971-2005 Registered utility model specifications of Japan 1996-2005 Published registered utility model applications of Japan 1994-2005		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 63-185058 A (Hitachi, Ltd.) 1988.07.30, all (Family: None)	1-15
A	US 6518605 B1 (NEC Corporation) 2003.02.11, all & JP 2001-210818 A	1-15
A	US 6133062 A (United Microelectronics Corp.) 2000.10.17, all & JP 11-330444 A	1-15
A	US 2003/0160887 A1 (Canon Kabushiki Kaisha) 2003.08.28, paragraphs 0014, 0051 & JP 2003-318381 A	1-15
A	JP 2004-119795 A (Fuji Film Micro Devices Co. Ltd.) 2004.04.15, all (Family: None)	6, 15
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
<p>* Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier application or patent but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&amp;" document member of the same patent family</p>		
Date of the actual completion of the international search		Date of mailing of the international search report
16.08.2005		30.8.2005
Name and mailing address of the ISA/JP		Authorized officer
Japan Patent Office		Haruka ONDA
3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan		4L 8934
		Telephone No. +81-3-3581-1101 Ext. 3498

## INTERNATIONALSEARCHREPORT

International application No.

PCT/JP2005/009579

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
E, A	JP 2005-203617 A (SONY Corporation) 2005.07.28, all (Family: None)	1-15

Form PCT/ISA/210 (continuation of second sheet) (January 2004)